應屆畢業生
學歷不限
最近更新
13476人關注
職位描述
該職位還未進行加V認證，請仔細了解后再進行投遞！
崗位職責:
1.Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)
2.Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)
任職要求:
1.Good knowledge of circuits design. Experience in digital circuit or analog design is preferred.
2.Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred
3.CAD and script capability such as Python/Perl/Shell is preferred.
4.Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.
5.Experience in reliability (EM, high-temperature aging effects, etc.) is a plus
6.Self-motivated and hard work.
1.Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)
2.Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)
任職要求:
1.Good knowledge of circuits design. Experience in digital circuit or analog design is preferred.
2.Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred
3.CAD and script capability such as Python/Perl/Shell is preferred.
4.Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.
5.Experience in reliability (EM, high-temperature aging effects, etc.) is a plus
6.Self-motivated and hard work.
注：聯系我時，請說是在江南人才網上看到的。
工作地點
地址：漯河郾城區九龍湖國際企業總部
求職提示：用人單位發布虛假招聘信息，或以任何名義向求職者收取財物（如體檢費、置裝費、押金、服裝費、培訓費、身份證、畢業證等），均涉嫌違法，請求職者務必提高警惕。
職位發布者
HR
臺積電(南京)有限公司
-
電子技術·半導體·集成電路
-
200-499人
-
外商獨資·外企辦事處
-
浦口經濟開發區紫峰路16號
