職位描述
該職位還未進(jìn)行加V認(rèn)證,請仔細(xì)了解后再進(jìn)行投遞!
崗位職責(zé):
1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.
2. Design flow/methodology development and innovation for front-end design challenges.
3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips.
任職要求:
1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.
2. 3 years working experience.
3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.
4. Familiar with tcl/Perl/Python program.
1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.
2. Design flow/methodology development and innovation for front-end design challenges.
3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips.
任職要求:
1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.
2. 3 years working experience.
3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.
4. Familiar with tcl/Perl/Python program.
工作地點(diǎn)
地址:宜昌伍家崗區(qū)九龍湖國際企業(yè)總部
查看地圖


職位發(fā)布者
劉先生HR
臺積電(南京)有限公司

-
電子技術(shù)·半導(dǎo)體·集成電路
-
200-499人
-
外商獨(dú)資·外企辦事處
-
浦口經(jīng)濟(jì)開發(fā)區(qū)紫峰路16號
相似職位
-
睡到自然醒工作八個(gè)小時(shí) 6000-10000元江南區(qū) 應(yīng)屆畢業(yè)生 不限迪亞斯(重慶)物流有限公司
-
工廠廠長 10000-17000元江南區(qū) 應(yīng)屆畢業(yè)生 大專雙胞胎(集團(tuán))股份有限公司
-
人事招聘專員(順豐駐場)需要經(jīng)驗(yàn) 朝九晚六雙休 面議江南區(qū) 應(yīng)屆畢業(yè)生 不限人力寶科技有限公司
-
房修技工 7000元以下江南區(qū) 應(yīng)屆畢業(yè)生 不限研祥智能科技股份有限公司
-
子公司副總經(jīng)理(廣西) 面議江南區(qū) 應(yīng)屆畢業(yè)生 本科中國醫(yī)療器械有限公司
-
研發(fā)項(xiàng)目管理工程師 8000元以上江南區(qū) 應(yīng)屆畢業(yè)生 不限研祥智能科技股份有限公司